The leakage power has become a vital downside in modern VLSI technology, with the advent in the area of high performance chips and portable electronics. Thus it is necessarily to invest more time and effort in designing low power chip without sacrificing its high performance. This paper describes a steady state gate leakage based on position and biasing states. As a basic reference universal gates are selected and compared the gate leakage of conventional NAND and NOR gate using 180nm TSMC technology. It is shown that the overall leakage in a NAND -gate is smaller than in a NOR gate if equal size transistors are used. It also compares the leakage value of proposed leakage reduction techniques with conventional NAND gate. Simulation results shows up to 88% in average gate leakage reduction with modified techniques.
INTRODUCTION
The rate of increase in the memory requirement as well as the rate of increase in the total amount of memory per chip has more than kept pace with the rate of reduction in power dissipation per bit of memory. Now a day, with the growing trend towards portable wireless and computing communication, power dissipation has become one of the most critical factors in the submicron technology. At different levels of design abstractions it is important to estimate both maximum and average power in CMOS circuits. The maximum power and the average power is playing an important role to determine reliability and battery life respectively. As technology scales down the threshold voltage (Vth) must be reduced at the same rate to restrain power density and gate overdrive [1] . As the supply voltage is reduced while the threshold voltages stay the same reduced noise margin (NM) result. To improve NM the threshold voltages need to be made smaller.The lower the threshold voltage the lower the degree to which MOSFETs in the logic gates are turned off and the higher is the leakage current. Consequently, the modelling of different leakage components is very important for estimation and reduction of leakage power, especially for low-power applications. The higher static dissipation may offset the reduction in transitions component of the dissipation. Hence the devices need to be designed to have threshold voltages that maximize the net reduction in the dissipation. In short channel devices, the off-state current is influenced by threshold voltage, channel physical dimensions, surface doping profile,drain and source junction depths, gate oxide thickness, gate voltage and supply voltage.
Reducing the transistor's gate length when no voltage is applied at gate results in more leakage current between source and drain of the transistor which eventually results in the more power consumption [2] . In past technologies the leakage current is usually neglected as the magnitude of leakage current was low. As a consequence of device scaling leakage current in the nanometre regime is becoming significant portion of power dissipation in CMOS circuits, as depicted in Fig.1 . The various sources for the leakage current are [4] such as the gate leakage current due to very thin gate oxide and sub-threshold leakage current due to low Vth. The sub-threshold leakage current is the drain-to source leakage current when the transistor is in the OFF mode. This leakage is important, when the gate to source voltage of a transistor is less than the threshold voltage of the transistor. As Vth is scaled down with technology scaling, gate leakage increases exponentially with decreasing oxide thickness. This leakage flows from the gate terminal through the oxide to the substrate. Gate leakage current of transistor increases exponentially with the reduction of the Tox over the active region of the transistor [5] . Gate oxide leakage, occurs in both cases, when transistors are turned on and off. This current is independently for both, turned on or off, transistor states. On the other hand sub-threshold leakage is occurs only when transistor is turned off.
Many leakage reduction techniques are present to reduce leakage power in the circuit at significant level. This paper describes a circuit level leakage reduction approaches [6] to reduce runtime leakage by modifying logic gates, designed in nano-scale regime. Here NAND gate is selected as a basic reference. The oxide thickness scales below 1.8nm [7] , a significant fraction of the conventional off-state leakage current will be due to gate 132 leakage near the drain portion of the devices. When the gate becomes thinner large tunnelling hinders the formation of the inversion layer and the drain current does not increase. Gate leakage is predicted to increase at a rate of more than 500X per technology generation, while sub-threshold leakage increases by around 5X for each technology generation [8] .
The organization of the paper is as follows: The section 2, describes the different components of gate leakage. Section 3 presents structure dependent gate leakage estimation. The simulation study of conventional NAND has mentioned in section 4. A comparative study of NAND and NOR has been made in section 5. In section 6 the detail of the proposed technique and its result are discussed. Finally the conclusion is presented in section 7.
GATE OXIDE TUNNELING MODEL
The continuous down scaling of the device size lead to reduce the gate oxide thickness to nano meters causes a flow of leakage current between substrate and the gate through the oxide. Thus the gate tunneling current comes in to the order of the sub threshold leakage current. In the nanoscale MOSFETs, the oxide thickness is the order of a few angstroms and further scaling down is not possible with the existing technology. This increases the standby power consumption due to the static gate current. Two tunneling are responsible for the gate leakage-FN tunneling (FowlerNordheim) and direct tunneling. For lower value of gate voltage, F-N tunneling occurs owing to the conduction of electron from the conduction band of Si substrate to the conduction band of the poly-si gate through the triangular conduction band of the SiO2. F-N current density is very important parameter in the nonvolatile memory applications. The F-N current density is given by,
where,
Eox is the electrical field in the oxide.
The electric field existing at the ultrathin gate oxide (4nm or less) is so high that tunneling takes place directly through the energy barrier of the diode. This quantum mechanical direct tunneling in the gate oxide (QMDT) is more complicated as compared with the F-N tunneling. Indirect tunneling oxide conduction band potential is trapezoidal in nature. The Fig.2 explains the direct tunneling phenomenon between a polysilicon gate and a p-substrate. 
where, JDT is the direct tunneling current density, Vox is the potential drop across the thin oxide, ox is the barrier height for the tunneling particle and Tox is the oxide thickness, m * is the effective mass of the tunneling particle, q is the electron charge and ћ is the planck constant.
Fig.3. Tunneling current component
The net oxide current is the summation of the F-N tunneling current and direct tunneling current. The F-N is very small and can be neglected. The Fig.3 shows the various current components of gate tunneling in a nano scale MOSFETs. This current is composed of several components. The gate tunneling current (Ig) can be divided into three major components;
1. Gate-to-Drain (Igd = Igdo + Igcd) 2. Gate-to-Substrate (Igb) 3. Gate-to-Source (Igs = Igso + Igcs) where, Igc is the gate-to-inverted channel tunneling current. Part of Igc is collected by the source (Igs) while rest goes to the drain (Igd). Igso and Igdo are parasitic leakage currents through gate to source/drain extension overlap region and Igb is the gate-tosubstrate leakage current. In contrast to sub threshold currents, gate tunneling currents are present in both on and off stages of the transistor. This oxide leakage results in low drain currents and hence the operation of the circuit at low power is seriously hampered.
STRUCTURE DEPENDENT GATE LEAKAGE
Circuit topology is a primary determined of the overall leakage current. In [9] 
NORMAL CMOS NAND GATE
NAND is a universal gate using which all other gates can be constructed. Its output is low whenever both inputs (A and B) are high. In The structure dependent leakage current of NAND gate using BSIM spice simulation (180nm TSMC) is tabulated in Table. 1. When a device in a NMOS transistor stack is off, there exists no conducting path from VDD to the drain terminal of the device below it and hence these nodes can be assumed to be nearly at ground potential. The gate of the leaky device acts like a resistor connected between VDD and VSS lines. The total leakage of the circuit is the sum of the gate leakage of the individual devices. The Fig.6 shows maximum leakage for input combination A = B = 1, and minimum for A = B = 0. 
COMPARING NOR AND NAND STRUCTURES
In a NOR gate, NMOS transistors are connected in parallel is used as pull up circuit and PMOS transistors are connected in series is used as pull-down circuit shown in Fig.7 . Here, each transistor leaks when turned on, independently from others. In leakage sense, this structure is a 'worst case' structure. The leakage current in the NOR and NAND structures for different input combinations are given in Table. 2. As in Fig.8 it is shown that gate leakage of NAND structure (stacked NMOS) is less than that of a NOR structure in one out of 3 possible states, corresponding to the inputs (A, B) = (0, 0), (1, 0), (1, 1) . PMOS transistors leakage is much less than NMOS transistors, it follows that the overall leakage in a NOR gate is larger than in NAND gate, if equal size transistors are used. The main tunneling component in a PMOS transistor is holes, tunneling from the valence band whichresults in PMOS gate current being roughly 10 times smaller than NMOS current. 
MODIFIED CMOS NAND GATE
A gate leakage reduction technique [11] , [12] is shown below. Three new components are added in this modified CMOS NAND structure shown in Fig.9 . Two NMOS transistors are connected in series with the pull down circuit and one capacitor in the series path from VDD to ground. The minimal leakage is sufficient enough to charge the capacitor to VDD with a time constant set by the circuit parameters. Series combination of two NMOS transistors has been placed with the capacitor. to discharge. Thus the overall functionality of the circuit is unaffected. The value of the capacitor is selected as 1pf. The experimental result obtained is tabulated in Table. 3 and Fig.10 . All pre layout simulation has been performed with BSIM using 180nm TSMC technology file. The result shows that the proposed one gives better leakage reduction compared to the normal one. From Table. 3 it is observed that the average leakage reduction of 88% is obtained with modified circuit.
CONCLUSION
The comparison of leakage current measurement of NAND and NOR gate has been done. It shows that overall leakage in a NOR gate is larger than in a NAND gate. It also shows that transistor sizing is plays an important role for leakage reduction. Modified circuit for NAND gate is proposed to target the lower leakage current. This configuration exhibits larger leakage reduction. Average leakage reduction of 88% is obtained with 
